

# Advancing front-end readout ASICs with BiCMOS SiGe technology for ultra-fast sensors

PhD Thesis Proposal

Alexander Elsenhans

Directors:

Dr. Manuel Platino (UNSAM)

Prof. Dr. Ivan Peric (KIT)

Scientific Advisor:

Dr. Michele Caselle

November 25, 2021




Universidad Nacional  
de San Martín



Karlsruhe Institute of Technology

# Muon Detection


- Aim: Improve muon detection in AMIGA [1] and ANDES [2] experiments



Schematic of Current AMIGA Muon Detection Setup [3], [4]

- One SiPM per scintillation bar
  - connected to one readout channel in frontend
- Time resolution only by counting incoming photons in a certain time interval

# Proposed Muon Detection Setup



## Proposed Detector for one Scintillation Bar in ANDES

- High-granularity SiPM<sup>1</sup> of FBK[5] using 2D integration technology
  - reduced optical cross-talk due to trench isolation
  - pile-up mitigation
- SiPM bump-bonded to frontend ASIC
- Readout with high time resolution and high granularity
  - detection of angle of incoming photon and fiber delay


→ improved muon hit position resolution

<sup>1</sup>joint development between KIT-IPE and FBK

# Activities

- Design frontend readout ASIC for advanced SiPM technology
  - with high-granularity
  - each SPAD cell is readout individually
  - photon counting with very high time resolution
- Characterization of designed ASIC
  - testing general functionality
  - timing characterization
  - testing under bad environmental conditions
- High-density integration by bump bonding of SiPM to ASIC
  - using gold-stud bumping at KIT-IPE [6]
- Testing of hardware with muon counter at ITeDA

# SPAD Readout




Proposed Readout Chain for one Pixel/SPAD

# Time Resolution

Time jitter <sup>1</sup>

$$\sigma_t = \frac{\sigma_n}{\left. \frac{dV}{dt} \right|_{V_T}} \approx \frac{t_r}{S/N}$$

- High time resolution requires
  - Fast rise time
  - High signal to noise ratio




Threshold Crossing [7]

<sup>1</sup> $\sigma_n = \frac{S}{N}$ , S: Signal amplitude, N: RMS-noise voltage


# The solution: Heterojunction Bipolar Transistors (HBT)

- High time resolution requires
  - Fast Amplifiers = high  $f_T$



Transit frequency  $f_T$   
HBT vs. MOSFET [8]

- Pixelated design requires
  - low area consumption



$g_m$  vs. area of different  
technologies [8]

- low noise

- low power consumption

→ HBT offers better performance in analog circuits than CMOS

# SiGe BiCMOS

- SiGe HBT performance very good for analog design
- CMOS has advantages for
  - low-power digital design
  - bias circuits, because PMOS available

## → SiGe BiCMOS

- Our process: IHP SG13G2 130 nm SiGe BiCMOS with  $f_T = 300$  GHz [9]
  - IHP is a research institute working closely together with KIT
  - IHP offers the HBTs with highest  $f_T$
  - PDK for Cadence Virtuoso design environment
  - already used for pixel sensors with high time resolution[10]



# Summary

- New generation of SiPM for muon counters in AMIGA and ANDES experiments
  - SiGe BiCMOS technology allows SiPM readout with
    - high granularity
    - high time resolution
- ASIC development for measurements with high spatial and time resolution

# Bibliography I

- [1] AMIGA, [Online]. Available: <https://www.auger.org/observatory/amiga>.
- [2] ANDES, [Online]. Available: <https://andeslab.org/>.
- [3] A. Aab, P. Abreu, M. Aglietta, *et al.*, “Muon counting using silicon photomultipliers in the AMIGA detector of the pierre auger observatory,” *Journal of Instrumentation*, vol. 12, no. 03, P03002–P03002, Mar. 2017. DOI: [10.1088/1748-0221/12/03/p03002](https://doi.org/10.1088/1748-0221/12/03/p03002). [Online]. Available: <https://doi.org/10.1088/1748-0221/12/03/p03002>.

## Bibliography II

- [4] A. Aab, P. Abreu, M. Aglietta, *et al.*, “Design, upgrade and characterization of the silicon photomultiplier front-end for the AMIGA detector at the pierre auger observatory,” *Journal of Instrumentation*, vol. 16, no. 01, P01026–P01026, Jan. 2021. DOI: [10.1088/1748-0221/16/01/p01026](https://doi.org/10.1088/1748-0221/16/01/p01026). [Online]. Available: <https://doi.org/10.1088/1748-0221/16/01/p01026>.
- [5] G. Paternoster, “Silicon photomultipliers technology at fondazione bruno kessler and 3d integration perspectives,” (2020), [Online]. Available: <https://www.ipcei-me.eu/wp-content/uploads/2020/11/ESSDERC19-IPCEI-S2-FBK-Paternoster-Si-Photomulti-.pdf> (visited on 11/16/2021).

## Bibliography III

- [6] M. Caselle, T. Blank, F. Colombo, *et al.*, “Low-cost bump-bonding processes for high energy physics pixel detectors,” *Journal of Instrumentation*, vol. 11, no. 01, pp. C01050–C01050, Jan. 2016. DOI: 10.1088/1748-0221/11/01/c01050. [Online]. Available: <https://doi.org/10.1088/1748-0221/11/01/c01050>.
- [7] H. Spieler, *Semiconductor detector systems*, Repr. with corr., ser. Series on semiconductor science and technology ; 12Oxford science publications. Oxford [u.a.]: Oxford Univ. Press, 2006, eb, ISBN: 0198527845; 9780198527848.
- [8] N. Rinaldi and M. Schröter, *Silicon-Germanium Heterojunction Bipolar Transistors for mm-Wave Systems: Technology, Modeling and Circuit Applications* -. Aalborg: River Publishers, 2018, ISBN: 978-8-793-51961-9. DOI: 10.13052/rp-9788793519602.

# Bibliography IV

- [9] H. Rücker, B. Heinemann, and A. Fox, “Half-terahertz sige bicmos technology,” in *2012 IEEE 12th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, 2012, pp. 133–136. DOI: 10.1109/SiRF.2012.6160164.
- [10] L. Paolozzi, “Design of sige bicmos monolithic pixel sensors with picosecond-level time resolution,” (2019), [Online]. Available: [https://indico.fnal.gov/event/22290/contributions/66878/attachments/42092/50885/2019\\_12\\_06\\_Fermilab\\_cut.pdf](https://indico.fnal.gov/event/22290/contributions/66878/attachments/42092/50885/2019_12_06_Fermilab_cut.pdf) (visited on 11/02/2021).

Logos:

IHP: <https://www.ihp-microelectronics.com/>

# Back-up

# Cadence Virtuoso

The image displays a multi-windowed interface of Cadence Virtuoso. The top-left window is the Schematic Editor showing a circuit diagram with components like resistors, capacitors, and transistors. The top-right window is the Layout Suite showing a detailed view of the circuit's physical layout on a substrate. The bottom-left window is the Design Variables editor, containing a table of parameters and an analysis configuration. The bottom-right window is the Virtuoso (R) Visualization & Analysis XL window, which displays a transient response plot of the circuit.

**Design Variables Table:**

| Name         | Value |
|--------------|-------|
| 1 cvddsa     | 150f  |
| 2 rvddsa     | 5     |
| 3 vth_global | 975m  |
| 4 Cdet       | 200f  |
| 5 vdda       | 1.2   |
| 6 vccsa      | 1.2   |
| 7 vcca       | 1.2   |
| 8 BL         | 1     |

**Analysis Configuration:**

| Type  | Enable                              | Arguments                                     |
|-------|-------------------------------------|---|
| dc    | <input checked="" type="checkbox"/> | t   |
| noise | <input checked="" type="checkbox"/> | 10 100G Automatic Start Stop /AmpOutAC/grndal |
| tran  | <input checked="" type="checkbox"/> | 0 250n conservative                           |

**Transient Response Plot:**

The plot shows the voltage response  $V(mV)$  versus time (ns). The signal starts at 0V, exhibits a sharp negative-going spike reaching approximately -80mV at around 100ns, and then settles to a steady-state value of approximately 15mV. The x-axis ranges from 0.0 to 260.0 ns, and the y-axis ranges from -90.0 to 15.0 mV.